

ATT7053BU

User Manual

Table of Contents

1.	General Description	5
2.	Block Diagram.....	6
3.	Pins Description.....	6
3.1.	PIN CONFIGURATION.....	6
3.2.	PIN Function Descriptions.....	7
3.3.	PIN status when be reset.....	8
3.4.	The definition of I/O high or low level.....	8
3.5.	Electric Specification.....	10
4.	ATT7053BUModule Description	11
4.1.	ADC module.....	11
4.2.	VREF Parameter.....	11
4.3.	System power check	11
4.4.	EMU module function	12
4.4.1.	<i>wave sampling function</i>	12
4.4.2.	<i>Power\RMS\Frequency</i>	12
4.4.3.	<i>Power\Rapid pulse</i>	13
4.4.4.	<i>EMU state instruction</i>	14
4.4.5.	<i>Current channel 2 gain calibration</i>	14
4.4.6.	<i>Interruption output</i>	14
5.	SPI communication function	14
5.1.	General description	14
5.2.	ATT7053BU SPI interface introduction	14
5.3.	ATT7053BU SPI interface communication definition.....	14
5.4.	SPI communication waveform.....	15
5.5.	The example of ATT7053BU SPI communication	16
5.6.	ATT7053BU communication interface error definition.....	17
5.7.	ATT7051A/53A/59 checksum	17
5.8.	ATT7053BU SPI I/O status	17
5.9.	Communication CS pull-down mode.....	17
6.	Register function.....	18
6.1.	Measurement Parameter Registers List	18
6.2.	Measurement Parameter Registers Explain	18
6.2.1.	<i>ADC waveform register(SPL1, SPL2, SPLU)</i>	18
6.2.2.	<i>RMS value output(I1Rms, I2Rms, URms)</i>	19
6.2.3.	<i>Voltage frequency measurement:</i>	20

6.2.4.	<i>Power parameter output (PowerP1, PowerQ1, PowerS)</i>	20
6.2.5.	<i>Energy parameter output (EnergyP, EnergyQ, EnergyS)</i>	21
6.2.6.	<i>Power parameter output(PowerP2,PowerQ2)</i>	22
6.2.7.	<i>Data backup register(BCKREG)</i>	22
6.2.8.	<i>Communication checksum register(Ccheck).....</i>	23
6.2.9.	<i>Parameter checksum register(Scheck).....</i>	23
6.2.10.	<i>EMU Status Register (EMUSR)</i>	23
6.2.11.	<i>System Status Register(SYSSTA)</i>	24
6.2.12.	<i>Device IDCode.....</i>	25
6.3.	<i>Measurement Parameter Registers List</i>	26
6.4.	<i>Calibration Register Explain.....</i>	27
6.4.1.	<i>EMUIE Interrupt Enable Register(EMUIE)</i>	27
6.4.2.	<i>EMU Interrupt Flag Register</i>	28
6.4.3.	<i>Written-protect Register(WPCFG)</i>	29
6.4.4.	<i>Soft-reset Register(SRSTREG)</i>	29
6.4.5.	<i>EMU configuration register(EMUCFG).....</i>	30
6.4.6.	<i>Clock configuration register(FreqCFG)</i>	32
6.4.7.	<i>Module Control Register(ModuleEn)</i>	33
6.4.8.	<i>ADC switch register (ANAEN).....</i>	34
6.4.9.	<i>Output pin configuration register(IOCFG)</i>	34
6.4.10.	<i>Active Power calibration of channel1 (GPI)</i>	35
6.4.11.	<i>Reactive Power calibration of channel1 (GQ1)</i>	35
6.4.12.	<i>Apparent Power calibration of channel1 (GS1)</i>	36
6.4.13.	<i>Active Power calibration of channel2 (GP2)</i>	36
6.4.14.	<i>Reactive Power calibration of channel2 (GQ2)</i>	36
6.4.15.	<i>Apparent Power calibration of channel1 (GS2)</i>	37
6.4.16.	<i>Reactive Phase calibration (Phase1)</i>	37
6.4.17.	<i>ADC Channel Gain Register ADC通道增益 (ADCCON)</i>	37
6.4.18.	<i>Gain of current channel2(I2Gain)</i>	38
6.4.19.	<i>AC offset calibration register of current channel1.....</i>	39
6.4.20.	<i>DC offset calibration register of current channel2(I2Off)</i>	39
6.4.21.	<i>DC offset calibration register of voltage channel (UOff)</i>	39
6.4.22.	<i>No-load/startup Setup</i>	40
6.4.23.	<i>Pulse Frequency setting register(HFConst)</i>	40
6.4.24.	<i>Tampering threshold value P or IRMS range setting up among channels (Chk):</i>	40
6.4.25.	<i>Tampering detecting threshold value P or IRMS setting(IPTAMP).....</i>	41
6.4.26.	<i>Small signal active Power calibration of channel1(P1OFFSET).....</i>	41
6.4.27.	<i>Small signal active Power calibration of channel2(P2OFFSET).....</i>	42
6.4.28.	<i>Small signal reactive Power calibration of channel1(Q1OFFSET)</i>	42

6.4.29.	<i>Small signal reactive Power calibration of channel2(Q2OFFSET)</i>	42
6.4.30.	<i>RMS value offset calibration register of current channel1(I1RMSOFFSET)</i>	43
6.4.31.	<i>RMS value offset calibration register of current channel1(I1RMSOFFSET)</i>	43
6.4.32.	<i>Zero-Crossing current threshold value setting-up register(ZCrossCurrent)</i>	43
6.4.33.	<i>PQ mode's phase calibration register(GPhs1)</i>	44
6.4.34.	<i>PQ mode's phase calibration register(GPhs2)</i>	44
6.4.35.	<i>Fast pulse counter</i>	44
6.4.36.	<i>The process of recommending calibration</i>	45
7.	Application Schematic	49
8.	Package Diagrams	50

1. General Description

The ATT7053BU is a single-phase multi-function energy measurement chip with SPI serial interface .

Wide supply voltage operation :4.5V-5.5V.

Recommends 6MHz crystal oscillator.

Feature:

- Three 19 bit sigma-delta ADCs
- Over Dynamic range of 3000:1.
- Supply active power and reactive power of two channels simultaneously.
- Support active, reactive, apparent power measurement and energy pulse output.
- Simultaneously supply RMS measurement of three ADC channels, and the frequency of voltage channel
- Support SPI communication manner
- Support zero-crossing interrupt, sampling interrupt, energy pulse interrupt and calibration interrupt.
- Less than 4.5 mA current supply in normal mode, less than 2mA current supply in burglar-proof electricity and voltage-depreciation mode.
- Support the power supply monitoring and battery monitoring.
- LBOR
- SSOP 24 (ATT7053BU)

2. Block Diagram





Figure 2-1 Block Diagram for 7053BU

3. Pins Description

3.1. PIN CONFIGURATION

(1) ssop24, Three ADCs+ two CFs



3.2. PIN Function Descriptions

ATT7053BU	Mnemonic	Descriptions
1	DVDD	Digital power supply;4.5v~5.5v
2	RST\	ATT7053BU reset, effected in low voltage.This pin is defined as default internal force pull-up.When above 200us low voltage,the device is reset.
3	VDD1P8	Digital 1.8V voltage output.This pin should be connected with a 1uF capacitor in parallel with a ceramic 100nF capacitor.
4	Test\	Test mode . This pin should be pulled up to DVDD .
5	AVCC	Analog power supply input; 4.5v ~ 5.5v
6	V3P	Positive input for voltage channel. The maximum input signal level is $\pm 700mVp$.
7	V3N	Negative input for voltage channel.
8	V2P	Positive input for current channel 2.The maximum input signal level is $\pm 700mVp$.
9	V2N	Negative input for current channel 2.
10	V1P	Positive input for current channel 1.The maximum input signal level is $\pm 700mVp$.
11	V1N	Negative input for current channel 1.
12	VREF	ADC reference voltage output, the nominal value is 2.5v. This pin should be externally tied to 0.1uF capacitor
13	AGND	The analog ground is the ground reference for all analog circuitry.
14	Test2	pull-up input pin.(default)
15	QF/SF	Q Pulse output(Default) / S Pulse output
16	PF	P Pulse output
17	IRQ\	Interrupt signal output, the output is “0” when interruption is produced
18	SPICS	SPI selection signal
19	SPIDI	SPI serial data input
20	SPIDO	SPI serial data output
21	SPICLK	SPI serial clock, this pin is floating
22	XTALI	System oscillator input(typical: 6MHz)
23	XTALO	System oscillator output(typical: 6MHz)
24	DGND	This pin provides the ground reference for the digital circuitry.

3.3. PIN status when be reset

24PIN (1)	Mnemonic	Reset
1	DVDD	
2	RST\	Input, internal pull-up
3	VDD1P8	
4	Test	Input, internal pull-up
5	AVCC	
6	V3P	
7	V3N	
8	V2P	
9	V2N	
10	V1P	
11	V1N	
12	VREF	
13	AGND	
14	Test2	Input pin, internal pull-up
15	QF/SF	Output low voltage
16	PF	Output low voltage
17	IRQ\	Output high voltage
18	SPICS	
19	SPIDI	
20	SPIDO	Output high impedance
21	SPICLK	Floating
22	XTALI	
23	XTALO	
24	DGND	

3.4. The definition of I/O high or low level

Input/Output Characteristics

Parameter		Symbol	Min	Type	Max
High-level Input voltage	All Pins Except Reset	VIH	0.7Vcc		

	Reset PIN	VIH	0.8Vcc		
Low level Input Voltage	All Pins	VIL			0.2Vcc
High level Output voltage	PF,QF/SF	VOH	0.9Vcc (Isource >4mA)		
	Other Pins	VOH	0.9Vcc (Isource>1mA)		
Low level Output voltage	PF,QF/SF	VOL			0.1Vcc(Isink>4mA)
	Other Pins	VOL			0.1Vcc(Isink>1mA)
ESD	V1P,V1N,V2P, V2N,V3P,V3N	Vesd	4KV		
	Other Pins	Vesd	8KV		

3.5. Electric Specification

Measurement conditions: Vcc = AVcc =5V, system frequency =6M,@25C.

Parameter	Min	Typ	Max	Unit	Condition
Energy measurement parameter					
Active energy Measurement Error		0.1%			Dynamic range of 3000:1 @25C
Reactive energy Measurement Error		0.1%			Dynamic range of 3000:1 @25C
VRMS Measurement error		0.1% 0.5%			300:1 3000:1
IRMS Measurement error		0.1% 0.5%			300:1 3000:1
ADC parameter					
The maximum signal voltage			+700	mV	Can be used as +700Mvp by customer
Direct current inputting impedance		250		kΩ	
Signal-To-Noise		75		dB	
—3dB bandwidth		14 7		KHz	ADC 2MHz ADC 1MHz
ADC Output reference voltage		2.5		V	
ADC Vref Temperature modulus		+25	+50	PPM	
Power Data					
EMU frequency= 1M (default)		3.02		mA	Three ADC
		2.38		mA	U, I1
DC parameter					
Digital power supply voltage	4.5	5	5.5	V	
Analog power supply voltage	4.4	5	5.5	V	
CF output drive current		5	8	mA	
Working temperature range	-40		85	°C	
Storage temperature range	-65		150	°C	
External pin Parameters					
Input high-level	0.7Vcc				All pins except RST
	0.8Vcc				RST
Input low-level			0.2Vcc		

Output high-level	0.9Vcc (Isource>4mA)				PF.QF/SF
	0.9Vcc (Isource>1mA)				Other Pins
Output low-level			0.1Vcc (Isink>4mA)		PF.QF/SF
			0.1Vcc (Isink>1mA)		Other Pins

4. ATT7053BU Module Description

4.1. ADC module

Name	Min	Typ	Max	Unit
Full Measurement		800		mV
ADC frequency				MHz
Current channel gain				1time,4times,8times,16times,24times
Voltage channel gain				1time,2times,4times,

4.2. VREF Parameter

Name	Min	Typ	Max	Unit
Reference Voltage		2.5		V
Temperature Modulus		25	50	PPM

4.3. System power check

Name	Min	Typ	Max	Unit

Detect volta(failing)		4.1		V
Release volta (Rising)		4.2		V

4.4. EMU module function


4.4.1. wave sampling function

- (1) Support three ADC channels sampling data output




4.4.2. Power|RMS|Frequency


- (1) Support RMS measurement of three ADCs, support RMS offset calibration of two current channel



- (2) Support two-channel active, reactive, apparent power measurement and two-channel small signal power offset calibration at




- (3) Support voltage frequency measurement



4.4.3. Power|Rapid pulse

- (1) Support active\reactive/apparent power pulse output
 (2) Support active\reactive/apparent rapid pulse to read/write



4.4.4. EMU state instruction

4.4.5. Current channel 2 gain calibration

This register makes the current RMS of the two channels keep consistent , because the outside of the two channels can not be utterly same.

4.4.6. Interruption output

Support the sign of the interruption to output by IRQ pin.

5. SPI communication function

5.1. General description

The definition of the SPI interface is the same as the standard SPI interface

5.2. ATT7053BU SPI interface introduction

- (1) SPIDI: Serial data receiving pin
- (2) SPIDO: Serial data sending pin
- (3) SPICLK: Serial clock pin. It decides the data input or output transfer speed of the SPI. Sending data when at the rising edge, receiving data at the falling edge. Latch the data of register in DOUT at the rising edge of SCLK, and sample the data of the DIN to the ATT7053BU at the falling edge of the SCLK.
- (4) SPICS: As the select signal of the ATT7053BU,it is effected when the power is low .Customer can start or terminate the SPI one time transmission by the SPICS's high and low, Customer also can judge the reading and writing fulfill of the register according to the fixed 8bits communication address,24bits communication data mode in the situation when SPICS is always being pulled low.

5.3. ATT7053BU SPI interface communication definition

- (1) Fixed-length data transmission (4bytes): 1 byte command and 3 bytes data.
- (2) At SCK rising edge '↑', the data in ATT7053BU is output and at SCK falling edge '↓',the data is sampled to

ATT7053BU . When transfer, the MSB is transmitted firstly, the LSB is transmitted lately.

(3) The interior SPI data register will be cleared after the receiving operation of command register.

(4) SPI communication frame structure:

Command register: +7 bits(Read/Write bit) register address (receive master commands)

Data register: 3 bytes (24bit) (receive master data)


5.4. SPI communication waveform

CS: SPI select signal(INPUT),the control line of allowing accessing SPI.CS switches from high level to low level denotes SPI communications starting, CS switches from low level to high level denotes SPI communications is over.


DIN: serial data input(INPUT),used to transmit data to ATT7053BU

DOUT: serial data output(OUTPUT),used to read data from ATT7053BU

SCLK: serial clock(INPUT), control data transmission rate. Latch the data of register in DOUT at the rising edge of SCLK, and sample the data of the DIN to the ATT7053BU at the falling edge of the SCLK.



SPI reading timing




SPI writing timing


5.5. The example of ATT7053BU SPI communication

Instructing the read/write bit of the register to be “0” when reading the register, Instructing the read/write bit of the register to be “1” when writing the register,

For example: If the customer want to read form register EMUIE(30H),it should be sent the data as below:



If the customer want to write into register EMUIE(30H),it should be sent the data as below:



5.6. ATT7053BU communication interface error definition

- (1) If the CS signal was pulled up in communication, a corresponding error flags will be given ,simultaneously the SPIWrongIE will be set and be released through the IRQ.
- (2) If the written data is less than 24 bytes, the result is invalid and an error flag will be given.
- (3) Setting 8bit(1byte) as 1unit.So CS is pulled up once after customer only write into 1byte+4bits data, it will cause write-into fault and show the error flag. If customer only give 1byte+4bits clock, then want to read and get the register data, it will cause read&write fault, and show the error flag at the same time.
- (4)All error flags can generate/ IRQ to inform master. Register enable controls whether to issue the interrupt and simultaneously this error will not affect the next data transfer.

5.7. ATT7051A/53A/59 checksum

- (1) BCKREG: Save the last BUFF data values in SPI communication.
- (2) ComChecksum: The check of SPI transmit data frames and the read of register will result in the recalculation of the checksum register.
- (3) In communication user can select one of the two register: BCKREG and ComChecksum.
- (4) SumChecksum: Accumulate all the calibration registers and the result will be put into the 3-byte SumChecksum. This registers updates in fixed time so users can judge error by checking the data of the register.

5.8. ATT7053BU SPI I/O status

- (1) In normal mode , the SPIDO pin is high impedance state and the SPIDI pin is input state when ATT7053BU is not be slaved.
- (2) When ATT7053BU goes to Reset , the output pin SPIDO is in high impedance state and the input pins SPIDI, SPICLK, SPICSCS are in input state .

5.9. Communication CS pull-down mode

CS be keeping in pull-down mode and CS be in pull-up&pull-down mode are the same on time sequence.

6. Register function

6.1. Measurement Parameter Registers List

Table 6-1 EPR register listt (Read Only)

Adress	Name	Bit length	Function description
00H	Spl_I1	3	ADC sample data of current channel 1
01H	Spl_I2	3	ADC sample data of current channel 2
02H	Spl_U	3	ADC sample data of voltage channel
06H	Rms_I1	3	Rms value of current channel 1
07H	Rms_I2	3	Rms value of current channel 2
08H	Rms_U	3	Rms value of voltage channel
09H	Freq_U	2	Voltage frequency
0AH	PowerP1	3	Activer power of channel 1
0BH	PowerQ1	3	Reactive power of channel 1
0CH	Power_S	3	Aparrent power
0DH	Energy_P	3	Active energy
0EH	Energy_Q	3	Reactive energy
0FH	Energy_S	3	Aparrent energy
10H	PowerP2	3	Activer power of channel 2
11H	PowerQ2	3	Reactive power of channel 2
16H	BackupData	3	Communications data backup registers
17H	COMChecksum	3	Communications Checksum Register
18H	SUMChecksum	3	Calibration Parameter Checksum Register
19H	EMUSR	1	EMU Status Register
1AH	SYSSTA	1	System Status Register
1BH	Reserved	3	Device ID,default value ATT7053B0

6.2. Measurement Parameter Registers Explain

6.2.1. ADC waveform register(SPLI1,SPLI2,SPLU)

Current 1 wave Register (SPLI1)				Address: 00H			
	Bit18	17	16	15 ... 3	2	1	Bit0
Read:	SPLI118	SPLI117	SPLI116	SPLI115...SPLI13	SPLI12	SPLI11	SPLI10
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Current 2 wave Register (SPLI2)				Address: 01H			
	Bit18	17	16	15 ... 3	2	1	Bit0
Read:	SPLI218	SPLI217	SPLI216	SPLI215...SPLI23	SPLI22	SPLI21	SPLI20
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Voltage wave Register (SPLU)				Address: 02H			
	Bit18	17	16	15 ... 3	2	1	Bit0
Read:	SPLU18	SPLU17	SPLU16	SPLU15...SPLU3	SPLU2	SPLU1	SPLU0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Note: The update speed of waveform register is controlled by 3bit of time configuration register FreqCFG [2: 0],these 3 registers have 19 effected bit,bit18 is flag bit, and this flag bit is extend to 24bits.In other words,bitt18-bit23 are all the flag bits of the reading data from SPI.

6.2.2. RMS value output(I1Rms, I2Rms, URms)

Current 1 Rms Register (I1Rms)				Address: 06H			
	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	I1S23	I1S22	I1S21	I1S20...I1S3	I1S2	I1S1	I1S0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Current 2 Rms Register (I2Rms)				Address: 07H			
	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	I2S23	I2S22	I2S21	I2S20...I2S3	I2S2	I2S1	I2S0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Voltage Rms Register (Urms)				Address: 08H			
-----------------------------	--	--	--	---------------------	--	--	--

	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	US23	US22	US21	US20...US3	US2	US1	US0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Note: RMS value is 24-bit unsigned data, its highest bit is always set as 0. The parameter updating frequency is 1.9Hz(EMU clock frequency is 1M)

6.2.3. Voltage frequency measurement:

Voltage Frequency Register (UFREQ)			Address: 09H				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	Ufreq15	Ufreq14	Ufreq13	Ufreq12...Ufreq3	Ufreq2	Ufreq1	Ufreq0
Write:	X	X	X	X	X	X	X
Reset:	1	1	1	1	1	1	1

Frequency is 16 bit unsigned data:

$$\text{Frequency} = \text{CLKIN}/6/2/\text{UFREQ}$$

E.g., if system clock CLKIN select to be 6MHz, EMU clock select to be 1M, register UFREQ=10000, then, the measured real frequency is:

$$f=6M/6/10000=50\text{Hz}.$$

6.2.4. Power parameter output (PowerP1, PowerQ1, PowerS)

Active Power Register (PowerP1)			Address: 0AH				
	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	AP23	AP22	AP21	AP20...AP3	AP2	AP1	AP0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Reactive Power1 Register (PowerQ1 0x0BH)

Reactive Power Register (PowerQ1)			Address: 0BH				
	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	RP23	RP22	RP21	RP20...RP3	RP2	RP1	RP0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Apparent Power Register (PowerS 0x0CH)

Apparent Power Register (PowerS)	Address: 0CH
---	---------------------

	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	SP23	SP22	SP21	SP20...SP3	SP2	SP1	SP0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Note: All the power format are set as binary complement, the msb is sign bit. Parameter updated frequency is 1.9Hz

Channel 1 power parameter PowerP1 and PowerQ1 are binary complement, 24 bit data, thereinto, the msb is sign bit. PowerS output the apparent power of Channel 1 or Channel 2 according to user's choice.

Assume the data in register is PowerP1, then the Preg for calculation is

Preg = PowerP1 if PowerP1 < 2^23

Preg = PowerP1 - 2^24 if PowerP1 >= 2^23

Assume the displayed active power is P, and conversion coefficient is KpqS

then P = Preg × KpqS

KpqS is calculated when basic input.

The coefficient of reactive power and apparent power is equal to active power coefficient KpqS.

Example: When inputting 1000w active power, the average value of PowerP1 is 0x00C9D9(51673), then

KpqS = 1000/51673 = 0.01935

When the value is 0xFF4534, the representative power value is:

P = KpqS * Preg = 0.01935 * (-47820) = -925.3 w

(Preg = PowerP1 - 2^24 = -47820)

6.2.5. Energy parameter output (EnergyP, EnergyQ, EnergyS)

Active Energy Register (EnergyP 0x0DH)

Active Energy Register (EnergyP)			Address: 0DH				
	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	EP23	EP22	EP21	EP20...EP3	EP2	EP1	EP0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Note: This energy accumulated register default configuration is set to non-cleaning "0" after reading. It can be allocated to cleaning "0" by register EMUCFG13 (EnergyClr). The energy minimum unit of the register is 1/EC kWh.

Reactive Energy Register (EnergyQ 0x0EH)

Reactive Energy Register(EnergyQ)			Address: 0EH				
	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	EQ23	EQ22	EQ21	EQ20...EQ3	EQ2	EQ1	EQ0
Write:	X	X	X	X	X	X	X

Reset:	0	0	0	0	0	0	0
---------------	---	---	---	---	---	---	---

Note: This energy accumulated register default config is set to non-cleaning “0” after reading .It can be allocated to cleaning “0” by register EMUCFG13 (EnergyClr) . The energy minimum unit of the register is 1/EC kWh.

Apparent Energy Register (EnergyS 0x0FH)

Apparent Energy Register(EnergyS)		Address: 0FH					
	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	ES23	ES22	ES21	ES20...ES3	ES2	ES1	ES0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Note: This energy accumulated register default configuration is set to non-cleaning “0” after reading . The energy minimum unit of the register is 1/EC kWh. Energy register’s default configuration is set to non-cleaning “0” after reading ,but it can be set to cleaning “0” after reading through modifying EnergyClr to 1.

Example: pulse costant is 3200imp/kWh, when the register’s value is 0x001000(4096), then the representative energy is

$$E = 4096/3200 = 1.28 \text{ kWh}$$

6.2.6. Power parameter output(PowerP2,PowerQ2)

PowerP2 Register (PowerP2 0x10H)

Active Power Register (PowerP2)			Address: 10H				
	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	AP31	AP30	AP29	AP28...AP3	AP2	AP1	AP0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

PowerQ2 Register (PowerQ2 0x11H)

Reactive Power Register (PowerQ2)			Address: 11H				
	Bit23	22	21	20 ... 3	2	1	Bit0
Read:	RP31	RP30	RP29	RP28...RP3	RP2	RP1	RP0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

6.2.7. Data backup register(BCKREG)

BackupData Register (BCKREG)	Address: 16H
------------------------------	---------------------

	Bit23	22	21	20...3	2	1	Bit0
Read:	BCKData23	BCKData22	BCKData21	BCKData20.....BCKData3	BCKData2	BCKData1	BCKData0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

Backup Data Register saved the last SPI transmission data. The 3 bytes represent high, medium and low byte of the data.

6.2.8. Communication checksum register(Ccheck)

ComChecksum Register (Ccheck)			Address: 17H				
	Bit23	22	21	20...3	2	1	Bit0
Read:	Ccheck23	Ccheck 22	Ccheck 21	Ccheck20..... Ccheck 3	Ccheck 2	Ccheck 1	Ccheck 0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

ComChecksum Register: Every time the SPI communication commands and data is accumulated into the low two bytes of ComChecksum register, Bit16 bit23 of ComChecksum will save the last SPI communication command.

SPI communication data adopts single byte addition.

6.2.9. Parameter checksum register(Scheck)

SumChecksum Register (Scheck)			Address: 18H				
	Bit23	22	21	20...3	2	1	Bit0
Read:	Scheck23	Scheck22	Scheck21	Scheck20..... Scheck3	Scheck2	Scheck1	Scheck0
Write:	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0

SumChecksum Register is the sum of all calibration parameter registers, from 40H to 6EH (not include 46H --- 4FH).

All calibration registers adopt three bytes unsigned addition ,the high byte of the two / single-byte registers will be filled 0.

6.2.10. EMU Status Register (EMUSR)

EMU Status Register (EMUSR)			Address: 19H					
	Bit7	6	5	4	3	2	1	Bit0

Read:	Chanelstatus	TAMP	I2PPXGTI1P	VDCINF	NoQLd	NoPLd	REVQ	REVP
Write:	X	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0	0

Bit Name	description
Chanelstatus	Measurement channel selecting flag(0:use current channel 1 to measure; 1: use current channel 2 to measure)
TAMP	stealing electricity occurring flag
I2PPXGTI1P	When the RMS value of channel 2 above the RMS value of channel 1, the flag effects
NOQLD	Reactive power false actuation flag of measurement channel which is selected by customer
NOPLD	Active power false actuation flag of measurement channel which is selected by customer
REVP	Negative active power flag, updating while PF is sending out pulse
REVQ	Negative reactive power flag, updating while QF is sending out pulse

TAMP : Tamper instruction flag explanation:

If choose RMS as the judgment of anti-tamper (tampsel=0); when I1Rms>I2Rms(1+IChk) or I2Rms>I1Rms*(1+IChk), the flag effects.*

If choose active power (PowerP) as the judgment of anti-tamper (tampsel=1); when |PowerP|>|PowerP1|(1+IChk) or |PowerP1| >|PowerP|*(1+IChk), the Flag effects.*

=0 means tamper did not happen, the difference between I1Rms and I2Rms is no less than the setting range of IChk or the difference between |PowerP| and |PowerPPX| is no less than the setting range of IChk.

I2PPXGTIIP:

If choose RMS as judgment of anti-tamper(tampsel=0);

=1 means I2Rms>I1Rms; =0 means I2Rms≤I1Rms.

If choose Active Power (PowerP) as judgment of anti-tamper (tampsel=1) :

=1 means |PowerPPX|>|PowerP|; =0 means |PowerPPX|≤|PowerP|.

6.2.11. System Status Register(SYSSTA)

System status Register (SYSSTA)			Address: 1AH					
	Bit7	6	5	4	3	2	1	Bit0
Read:					TEST_RST	E_RST	LBOR	WREN
Write:	X	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	1	0

Bite Name	Description
TEST_RST	If TEST pin changes cause device resets,then the flag is setting,cleaning 0 after reading
E_RST	If RESET pin changes cause device resets,then the flag is setting,cleaning 0 after reading
LBOR	If system power falls cause device resets, then the flag is setting,cleaning 0 after reading
WREN	Capable writing flag(0:means capable writing is closed ;1:means writing enable is open)

Note: BOR resetting is owing the highest priority ,LBOR's resetting will cause TEST_RST and E_RST flag to clean 0,but conversely, TEST_RST 's and E_RST's working will not cause LBOR flag to clear 0.The flag only clear 0 after reading.

6.2.12. Device IDCode

IDCode			Address: 1BH					
	Bit23	22	21	20	19	18	17	Bit16
Read:	Code23	Code22	Code21	Code20	Code19	Code18	Code17	Code16
Write:								
Reset:	0	1	1	1	0	0	0	0

	Bit15	14	13	12	11	10	9	Bit8
Read:	Code15	Code14	Code13	Code12	Code11	Code10	Code9	Code8
Write:								
Reset:	0	1	0	1	0	0	1	1

	Bit7	6	5	4	3	2	1	Bit0
Read:	Code7	Code6	Code5	Code4	Code3	Code2	Code1	Code0
Write:								
Reset:	1	0	1	1	0	0	0	0

Note:

The register default value is HEX data: ATT7053B0

6.3. Measurement Parameter Registers List

Adress (ECADR)	Name	Reset Bit length	Byte length	Function description
30H	EMUIE	0000	2(15bit)	EMU INTREN
31H	EMUIF	8000	2(16bit)	EMU IFR
32H	WPREG	00	1(8bit)	Writing protecting register
33H	SRSTREG	00	1(8bit)	Software resetting register
40H	EMUCFG	0000	2(15bit)	EMU configuration register
41H	FreqCFG	0088	2(9bit)	Clock/Updated frequency configuration register
42H	ModuleEn	007E	2(14bit)	EMU module enable register
43H	ANAEN	0003	1(7bit)	ADC switch register
44H				
45H	IOCFG	0000	2(10bit)	IO output configuration register
50H	GP1	0000	2(16bit)	Active power calibration of channel1
51H	GQ1	0000	2(16bit)	Reactive power calibration of channel1
52H	GS1	0000	2(16bit)	Apparent power calibration of channel1
53H				
54H	GP2	0000	2(16bit)	Active power calibration of channel2
55H	GQ2	0000	2(16bit)	Reactive power calibration of channel2
56H	GS2	0000	2(16bit)	Apparent power calibration of channel2
57H				
58H	QPhsCal	FF00	2(16bit)	Reactive phase compensation
59H	ADCCON	0000	2(12bit)	ADC channel gain selection
5AH				
5BH	I2Gain	0000	2(16bit)	gain compensation of current channel 2
5CH	I1Off	0000	2(16bit)	Offset calibration of current channel 1
5DH	I2Off	0000	2(16bit)	Offset calibration of current channel 2
5EH	UOff	0000	2(16bit)	Offset calibration of voltage channel
5FH	PQStart	0040	2(16bit)	Starting power setting
60H				
61H	HFConst	0040	2(15bit)	output pulse frequency setting
62H	CHK	0010	1(8bit)	Tamper threshold setting
63H	IPTAMP	0020	2(16bit)	Tamper detection value of electric basin
64H				

65H	P1OFFSET	00	1(8bit)	Channel 1 active power offset calibration parameters ,it is the 8bit complement
66H	P2OFFSET	00	1(8bit)	Channel 2 active power offset calibration parameters ,it is the 8bit complement
67H	Q1OFFSET	00	1(8bit)	Channel 1 reactive power offset calibration parameters ,it is the 8bit complement
68H	Q2OFFSET	00	1(8bit)	Channel 2 reactive power offset calibration parameters ,it is the 8bit complement
69H	I1RMSOFFSET	00	1(8bit)	Channel 1 RMS compensation register, it is 8bit unsigned
6AH	I2RMSOFFSET	00	1(8bit)	Channel 2 RMS compensation register, it is 8bit unsigned
6BH				
6CH	ZCrossCurrent	0004	2(16bit)	Current Zero-Crossing threshold register
6DH	GPhs1	0000	2(16bit)	Phase calibration of channel 1(PQ method)
6EH	GPhs2	0000	2(16bit)	Phase calibration of channel 2(PQ method)
6FH	PFCnt	0000	2(16bit)	Fast active pulse count
70H	QFCnt	0000	2(16bit)	Fast reactive pulse count
71H	SFCnt	0000	2(16bit)	Fast apparent pulse count

6.4. Calibration Register Explain

6.4.1. EMUIE Interrupt Enable Register(EMUIE)

EMU Interrupt Enable Register (EMUIE)				Address: 30H				
	Bit15	14	13	12	11	10	9	Bit8
Read:		CZCROS2_IE	CZCROS1_IE		PRms UpdatesIE	PEOFIE	QEOFIE	SEOFIE
Write:	0	0	0	0	0	0	0	0
Reset:	0	0	0	0	0	0	0	0

	Bit7	6	5	4	3	2	1	Bit0
Read:		TampIE	PFIE	QFIE	SFIE	SPLIE	ZXIE	SPIWrongIE
Write:								
Reset:	0	0	0	0	0	0	0	0

Bite Name	Description

CZCROS2_IE	Zero-Crossing interrupt enable for current channel 2(0: disabled 1:Enable)
CZCROS1_IE	Zero-Crossing interrupt enable for current channel 1(0: disabled 1:Enable)
PRms_UpdatesIE	Power register, RMS register updates interruption enable(0: disabled 1:Enable)
PEOFIE	Active Power Interrupt Enable(0: disabled 1:Enable)
QEOFIE	Reactive energy overflow interrupt enable(0: disabled 1:Enable)
SEOFIE	Apparent power overflow interrupt enable(0: disabled 1:Enable)
TampIE	Tamper interrupt enable(0: disabled 1:Enable)
PFIE	Active power pulse interrupt enable(0: disabled 1:Enable)
QFIE	Reactive pulse interrupt enable(0: disabled 1:Enable)
SFIE	Apparent Pulse Interrupt Enable(0: disabled 1:Enable)
SPLIE	Update interrupt waveform register enable(0: disabled 1:Enable)
ZXIE	Zero-Crossing voltage interrupt enable, (0: disabled 1:Enable)
SPIWrongIE	SPI communication error interrupt enable

6.4.2. EMU Interrupt Flag Register

EMU Interrupt Flag Register (EMUIF)				Address: 31H				
	Bit15	14	13	12	11	10	9	Bit8
Read:	RSTIF	CZCROS2_IF	CZCROS1_IF		PRms UpdatesIF	PEOFIF	QEOFIF	SEOFIF
Write:	0	0	0	0	0	0	0	0
Reset:	0	0	0	0	0	0	0	0

	Bit7	6	5	4	3	2	1	Bit0
Read:		TampIF	PFIF	QFIF	SFIF	SPLIF	ZXIF	SPIWrongIF
Write:	X	X	X	X	X	X	X	X
Reset:	0	0	0	0	0	0	0	0

Bite Name	Description
RSTIF	Device reset flag, it is set, clears after reading
CZCROS2_IF	positive zero-crossing interrupt flag of Current Channel 2, clears after reading
CZCROS1_IF	Zero-Crossing interrupt flag for current channel 1, clears after reading
PRms_UpdatesIE	Update interrupt flag for power register and RMS register, clears

	after reading
PEOFIF	Active power register overflows, the flag is set, clears after reading
QEOFIF	Reactive power register overflows, the flag is set, clears after reading
SEOFIF	Apparent power register overflows, the flag is set, clears after reading
TampIF	Tamper occurs, the flag is set, clears after reading
PFIF	PF sends pulse, the flag is set, clears after reading
QFIF	QF sends pulse, the flag is set, clears after reading
SFIF	QF sends pulse, the flag is set, clears after reading
SPLIF	Waveform register updates, the flag is set, clears after reading
ZXIF	Voltage overflows, the flag is set, clears after reading
SPIWrongIF	SPI communication error interruption signal flag, clears after reading

6.4.3. Written-protect Register(WPCFG)

Written protect Register (WPCFG)			Address: 32H						
	Bit7	6	5	4	3	2	1	Bit0	
Read:	WPCFG7*	WPCFG6	WPCFG5	WPCFG4	WPCFG3	WPCFG2	WPCFG1	WPCFG0	
Write:	0	0	0	0	0	0	0	0	
Reset:	0	0	0	0	0	0	0	0	

Note:

WPCFG = 0xA6: Written-protect enabled, only operate 50H to 71H of calibration parameter register but can not operate 40H to 45H of calibration parameter register

WPCFG = 0xBC: Written-protect enabled, only operate 40H to 45H of calibration parameter register but can not operate 50H to 71H of calibration parameter register

WPCFG = other values: Written-protect disabled, invalidly operate to calibration parameter register.

As long as the register WPCFG value does not change , Written-protect will be continuously effectively after being enabled.

6.4.4. Soft-reset Register(SRSTREG)

Soft reset Register (SRSTREG)			Address: 33H						
	Bit7	6	5	4	3	2	1	Bit0	
Read:	SRST7*	SRST 6	SRST 5	SRST 4	SRST 3	SRST 2	SRST 1	SRST 0	
Write:	0	0	0	0	0	0	0	0	

Reset:	0	0	0	0	0	0	0	0
---------------	---	---	---	---	---	---	---	---

Note: SRSTREG will reset the chip and then the register will be cleared.

6.4.5. EMU configuration register(EMUCFG)

EMUCFG			Address: 40H					
	Bit15	14	13	12	11	10	9	Bit8
Read:			EnergyClr	QMOD1	QMOD0	PMOD1	PMOD0	QSSelect
Write:								
Reset:	0	0	0	0	0	0	0	0

	Bit7	6	5	4	3	2	1	Bit0
Read:	Zxd1	Zxd0			FLTON	CHNSEL*	CIADD*	TampSel
Write:								
Reset:	0	0	0	0	0	0	0	0

Bite Name	Description
EnergyClr	Set whether the energy register would be cleared EnergyClr: =1 Energy register is cleared after reading. EnergyClr: =0 Energy register is not cleared after reading.
QMOD[1...0]	Reactive energy register EnergyQ accumulation mode selection, the detailed configuration see form7-1
PMOD[1...0]	Active energy register EnergyQ accumulation mode selection, the detailed configuration see form7-1
QSSelect	Reactive power /apparent power output selection(0: Reactive power output 1:Apparent power output)
Zxd1	Selection for voltage zero-crossing interruption , the detailed see form7-3
Zxd0	Selection for voltage zero-crossing interruption, the detailed see form7-3
FLTON	Anti-tamper module switch, the detailed see form7-5 FLTON=0: Anti-tamper disabled , FLTON=1: Anti-tamer enabled
CHNSEL	Select channel for measure, the detailed see form7-5 CHNSEL:=0 :select channel 1 for measure. =1 :select channel 1 for measure.
CIADD	Single-phase three-wire accumulation mode selection

	(CIADD =0 :single channel mode 1:current summation mode)
TampSel	<p>Anti-tample selection</p> <p>Tampsel: =0 Select the current RMS as the judgment for anti-tamper</p> <p>Tampsel: =1 Select the power as the judgment for anti-tamper</p>

Note:

In the mode of current accumulation, every channel use its own calibration parameter data ,power accumulation mode is fixed as absolute value accumulation mode When FLTON=1,the anti-tamper mode is enable, CIADD can read and write ,but it is invalid; Only when FLTON=0, CIADD can validly read and write.

QMOD1	QMOD0	Reactive power accumulation mode
0	0	Accumulating the power according to the mode of algebra summation when calculating energy
0	1	Only accumulating the positive power but not accumulating the negative power when calculating the energy.
1	0	Accumulating the power according to the absolute value mode when calculating the energy
1	1	Accumulating the power according to the mode of algebra summation when calculating energy

Form 7-1

PMOD1	PMOD0	Active power accumulation mode
0	0	Accumulating the power according to the mode of algebra summation when calculating energy
0	1	Only accumulating the positive power but not accumulating the negative power when calculating the energy.
1	0	Accumulating the power according to the absolute value mode when calculating the energy
1	1	Accumulating the power according to the mode of algebra summation when calculating energy

Form 7-2

ZXD1	ZXD0	Selection for voltage zero-crossing output and interruption
0	0	Positive zero-crossing interruption produces, when ZXCFG=1,the pin outputs negative zero-crossing waveform
0	1	Negative zero-crossing interruption produces, when ZXCFG=1,the pin

		outputs negative zero-crossing waveform
1	X	bilateral zero-crossing interruption produces, when ZXCFG=1, the pin outputs bilateral zero-crossing waveform

Form 7-3

Input signal			Output signal		
FLTON	CIADD	CHNSEL	Chanelstatus	Energy accumulation	
1	X	X	Select the result according to the automatic anti-tamper channel	Decide to adopt which channel's power to measure according to Chanelstatus	
0	0	0	0	Select channel 1 for measurement	
0	0	1	1	Select channel 2 for measurement	
0	1	x	0	Single -phase three-wire mode	

Form 7-4

6.4.6. Clock configuration register(FreqCFG)

FreqCFG			Address: 41H					
	Bit15	14	13	12	11	10	9	Bit8
Read:								
Write:								CFP1
Reset:	0	0	0	0	0	0	0	0

	Bit7	6	5	4	3	2	1	Bit0
Read:	CFP0			Emuclk_ctrl1	Emuclk_ctrl0	SPL2	SPL1	SPL0
Write:								
Reset:	1	0	0	0	1	0	0	0

Bite Name	Description							
SPL[2...0]	Sampling rate selection for ADC waveform register, the detailed see form 7-6							

Emuclk_Ctrl1	Emuclk_Ctrl0	EMU clock frequency
--------------	--------------	---------------------

0	0	2M
0	1	1M
1	X	1M

Form 7-5

SPL2	SPL1	SPL0	Waveform sampling frequency (EMU clock frequency =1M)
0	0	0	0.976k Hz (femu/1024)
0	0	1	1.953k Hz (femu/512)
0	1	0	3.906k Hz (femu/256)
0	1	1	7.812k Hz (femu/128)
1	x	x	15.62k Hz (femu/64)

表 7-6

EMU clock frequency =2M				
CFP[1:0]	00	01	10	11
Pulse width	90ms	90/2=45ms	90/4=22.5ms	90/8=11.25ms

EMU clock frequency =1M				
CFP[1:0]	00	01	10	11
Pulse width	180ms	180/2=90ms	180/4=45ms	180/8=22.5ms

6.4.7. *Module Control Register(ModuleEn)*

ModuleEn		Address: 42H						
	Bit15	14	13	12	11	10	9	Bit8
Read:			AUTO			Rosi_i2_en	Rosi_i1_en	WDTEN
Write:								
Reset:	0	0	0	0	0	0	0	0

	Bit7	6	5	4	3	2	1	Bit0
Read:		SRun	QRun	PRun	HPFONU	HPFONI2	HPFONI1	
Write:								
Reset:	0	1	1	1	1	1	1	0

Bite Name	Description
AUTO	Auto DC offset calibration,.Automatically clears when the end

	calibration .Do not use this register when AC is working
Rosi_i2_en	Enable current channel 2 support Rogowski coil (0:Disable Rosi,1:Enable Rosi)
Rosi_i1_en	Enable current channel 1 support Rogowski coil (0:Disable Rosi,1:Enable Rosi)
WDTEN	When SPI consistently being pulled-down, this function is enabled , when customer doesn't operate SPI interface in 300ms,SPI module recovers to reset status(0:the function is disabled 1: the function is enabled)
SRun	Apparent energy accumulation enable(0:measurement disable 1:measurement enable)
QRun	Reactive energy accumulation enable(0:measurement disable 1:measurement enable)
PRun	Active energy accumulation enable(0:measurement disable 1:measurement enable)
HPFONU	Voltage channel HPF switch(0:Disable,1:Enable)
HPFONI2	Current channel 2 HPF switch(0:Disable,1:Enable)
HPFONI1	Voltage channel1 HPF switch(0:Disable,1:Enable)

6.4.8. ADC switch register (ANAEN)

Analog Enable Register (ANAEN)		Address: 43H						
	Bit7	6	5	4	3	2	1	Bit0
Read:						Adc_i2on	Adc_i1on	Adc_uon
Write:								
Reset:	0	0	0	0	0	0	1	1

Bite Name	Description
Adc_i2on	ADC switch signal of current channel I2(0:Disable,1:Enable)
Adc_i1on	ADC switch signal of current channel I1 (0:Disable,1:Enable)
Adc_uon	ADC switch signal of voltage channel U (0:Disable,1:Enable)

6.4.9. Output pin configuration register(IOCFCG)

IOCFCG		Address: 45H						
	Bit15	14	13	12	11	10	9	Bit8

Read:								
Write:								
Reset:	0	0	0	0	0	0	0	0

	Bit7	6	5	4	3	2	1	Bit0
Read:	POS	IRQCFG						
Write:								
Reset:	0	0	0	0	0	0	0	0

Bite Name	Description							
POS	0: PF/QF/SF active high 1: PF/QF/SF active low							
IRQCFG	0:: active low 1:active high							

6.4.10. Active Power calibration of channel1 (GP1)

Active Power Gain 1 Register (GP1)			Address: 50H					
	Bit15	14	13	12 ... 3	2	1	Bit0	
Read:	GP1_15	GP1_14	GP1_13	GP1_12...GP1_3	GP1_2	GP1_1	GP1_0	
Write:								
Reset:	0	0	0	0	0	0	0	

Note:

The register is 16 bit signed, the highest bit is sign bit.

When Power factor is 1, the calibration error is Err%

Pgain = -Err / (1+Err)

If Pgain is positive, then the GP1 written value: Pgain * 32768

If Pgain is negative, then the GP1 written value: 65536 - Pgain * 32768

6.4.11. Reactive Power calibration of channel1 (GQ1)

Reactive Power Gain Register (GQ1)			Address: 51H					
	Bit15	14	13	12 ... 3	2	1	Bit0	
Read:	GQ1_15	GQ1_14	GQ1_13	GQ1_12...GQ1_3	GQ1_2	GQ1_1	GQ1_0	
Write:								
Reset:	0	0	0	0	0	0	0	

Note: 16 bit signed, the highest bit is sign bit.

The written value of GQ1 is the same as GP1 in calibration.

6.4.12. Apparent Power calibration of channel1 (GS1)

Apparent Power Gain 1 Register (GS1)			Address: 52H				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	GS1_15	GS1_14	GS1_13	GS1_12...GS1_3	GS1_2	GS1_1	GS1_0
Write:							
Reset:	0	0	0	0	0	0	0

Note: 16 bit signed, the highest bit is sign bit.

The written value of GS1 is the same as GP1 in calibration.

6.4.13. Active Power calibration of channel2 (GP2)

Active Power Gain 2 Register (GP2)			Address: 54H				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	GP2_15	GP2_14	GP2_13	GP2_12...GP2_3	GP2_2	GP2_1	GP2_0
Write:							
Reset:	0	0	0	0	0	0	0

Note: The formula is the same as the GP1.

6.4.14. Reactive Power calibration of channel2 (GQ2)

Reactive Power Gain 2 Register (GQ2)			Address: 55H				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	GQ2_15	GQ2_14	GQ2_13	GQ2_12...GQ2_3	GQ2_2	GQ2_1	GQ2_0
Write:							
Reset:	0	0	0	0	0	0	0

Note: The written value of GQ2 is the same as GP2 in calibration.

6.4.15. Apparent Power calibration of channel1 (GS2)

Apparent Power Gain 2			Address: 56H					
Register (GS2)								
	Bit15	14	13	12 ... 3	2	1	Bit0	
Read:	GS2_15	GS2_14	GS2_13	GS2_12...GS2_3	GS2_2	GS2_1	GS2_0	
Write:								
Reset:	0	0	0	0	0	0	0	

Note :The written value of GS2 is the same as GP2 in calibration.

6.4.16. Reactive Phase calibration (Phase1)

Phase Calibration 1			Address: 53H					
Register (Phase1)								
	Bit7	6	5	4	3	2	1	Bit0
Read:	Phase 1_7	Phase 1_6	Phase 1_5	Phase 1_4	Phase 1_3	Phase 1_2	Phase 1_1	Phase 1_0
Write:								
Reset:	0	0	0	0	0	0	0	0

Note:

The register is in binary complement form, the highest bit is sign bit.

The default value of the register is FF00H

Default value corresponds to the case when femu = 1M, it is no need to calibration under 50Hz signal frequency.

It is need to calibrate according to below formula:

Reactive power 0.5L, calibrates when the U and I angle is 30 degree, power Q error value is Err%

QphsCal calculation formula is as below:

$$\text{Result} = \text{Err\%} * 32768 / 1.732 - 256$$

If Result is positive ,then QphsCal = Result;

If Result is negative ,then QphsCal = 65536+Result;

6.4.17. ADC Channel Gain Register ADC 通道增益 (ADCCON)

ADC Channel Gain Register (ADCCON)				Address: 59H				
	Bit15	14	13	12	11	10	9	Bit8

Read:			PGA242	PGA241	DGI3	DGI2	DGI1	DGI0
Write:								
Reset:	0	0	0	0	0	0	0	0

	Bit7	6	5	4	3	2	1	Bit0
Read:	DGU1	DGU0	PGA3	PGA2	PGA1	PGA0	UPGA1	UPGA0
Write:								
Reset:	0	0	0	0	0	0	0	0

PGA242	PGA3	PGA2	I2Gain	PGA241	PGA1	PGA0	I1Gain	UPGA1	UPGA0	UGAIN
0	0	0	PGA=1	0	0	0	PGA=1	0	0	PGA=1
0	0	1	PGA=4	0	0	1	PGA=4	0	1	PGA=2
0	1	0	PGA=8	0	1	0	PGA=8	1	0	PGA=4
0	1	1	PGA=16	0	1	1	PGA=16	1	1	PGA=4
1	X	X	PGA=24	1	X	X	PGA=24			

Note: the I1Gain, I2Gain, UGain mentioned here is the channel gain of ADC analog part.

DGU 1	DGU 0	电压通道	DGI1	DGI0	电流通道 1	DGI3	DGI2	电流通道 2
0	0	DG=1	0	0	DG=1	0	0	DG=1
0	1	DG=2	0	1	DG=2	0	1	DG=2
1	0	DG=4	1	0	DG=4	1	0	DG=4
1	1	DG=8	1	1	DG=8	1	1	DG=8

Note: The digital gain is realized by the digital signal which through transferring bit and amplifying ADC. The amplified multiply rate is 1/2/4/8. Digital gain can be used to multiply small signal, at the meanwhile, the RMS is also multiplied.

6.4.18. Gain of current channel2(I2Gain)

Current 2 Gain Register (I2Gain)			Address: 5BH					
	Bit15	14	13	12 ... 3	2	1	Bit0	
Read:	I2G15	I2G14	I2G13	I2G12...I2G3	I2G2	I2G1	I2G0	
Write:								
Reset:	0	0	0	0	0	0	0	

Note: The register is in binary complement form, the highest bit is character bit.

Calibrate the output value of the two-way current RMS to be consistent when the input is the same.

6.4.19. AC offset calibration register of current channel1

Current 1 Offset Register (I1Off)			Address: 5CH				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	I1OS15	I1OS14	I1OS13	I1OS12...I1OS3	I1OS2	I1OS1	I1OS0
Write:							
Reset:	0	0	0	0	0	0	0

Note:

Use it under the situation when HFP is closed.

When the input channel signal is 0, we can get the values of I1Off, I2Off, UOff registers through automatically calculating AUTODC. Users can obtain these values and save them.

In later, AUTODC function is not used and user just need to re-write the last stored values of I1Off, I2Off, UOff registers in the case of disabling high-pass filter.

6.4.20. DC offset calibration register of current channel2(I2Off)

Current 2 Offset Register (I2Off)			Address: 5DH				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	I2OS15	I2OS14	I2OS13	I2OS12...I2OS3	I2OS2	I2OS1	I2OS0
Write:							
Reset:	0	0	0	0	0	0	0

6.4.21. DC offset calibration register of voltage channel (UOff)

Voltage Offset Register (UOff)			Address: 5EH				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	UOS15	UOS14	UOS13	UOS12...UOS3	UOS2	UOS1	UOS0
Write:							
Reset:	0	0	0	0	0	0	0

Note: The minimum unit is identical with the minimum unit of the ADC output 16 bit data. Offset calibration is only active when high-pass filter is disabled.

I1/I2/U is need to disabled with high-pass filter together, otherwise it will cause phase error.

6.4.22. No-load/startup Setup

Start Power Threshold Setup Register (PQStart)			Address: 5FH						
	Bit15	14	13	12 ... 7	6	5...2	1	Bit0	
Read:	PQS15	PQS 14	PQS 13	PQS 12...PQS 7	PQS 6	PQS 5...PQS 2	PQS 1	PQS 0	
Write:									
Reset:	0	0	0	0	1	0	0	0	

Note: PQStart is 16 bits unsigned data. The low 16 bit of the absolute value of P/Q ((PowerP 0x0AH / PowerQ 0x0BH, 24-bit signed) compare with PQStart [15:0]:

$|P| < PQStart$, PF does not output pulse.

$|Q| < PQStart$, QF does not output pulse.

$|P| \& |Q| < PQStart$, SF does not output pulse.

Application:

1, Input Ib, Un after calibration.

2, Read the 24bit complement x1of PowerP value, get the original code x2.

3, Setting the written PQStart value is Y, if the required input for starting is 0.4% Ib ,then:

$$Y = x_2 * 0.2\%$$

6.4.23. Pulse Frequency setting register(HFConst)

High Frequency Impulse Const Register (HFConst)			Address: 61H						
	Bit15	14	13	12 ... 7	6...3	2	1	Bit0	
Read:	0	HFC14	HFC13	HFC12...HFC7	HFC6	HFC5...HFC2	HFC1	HFC0	
Write:	X								
Reset:	0	0	0	0	1	0	0	0	

Note: HFConst is 15-bit unsigned data. Using its lowest 15bits to compare with the absolute value of fast pulse counter register 0x6FH~0x71H. If it is lager than or equal to HFConst, then the corresponding PF/QF/SF will output a pulse.

The default value of HFConst is 0x0080。

6.4.24. Tampering threshold value /P/ or IRMS range setting up among channels (Chk):

Check Register (Chk)	Address: 62H
----------------------	---------------------

	Bit7	6	5	4	3	2	1	Bit0
Read:	CHK7	CHK6	CHK5	CHK4	CHK3	CHK2	CHK1	CHK0
Write:								
Reset:	0	0	0	1	0	0	0	0

Note: Tampering threshold current register adopts binary complement format, the range is [0, +1].

$$ICHK = ICK7 * 2^1 + ICK6 * 2^2 + ICK5 * 2^3 + \dots + ICK2 * 2^6 + ICK1 * 2^7 + ICK0 * 2^8$$

Default value: 0.0625, namely 6.25%.

After starting automatic anti-tampering. When choose IRMS as judgment of anti-tamper, if the relative difference between current 1 and 2 larger than IChk, then larger current channel will be selected automatically to measure power and energy, and set TAMP to 1 at the meantime. If current 2 is larger than current 1, then set I2GTII to 1.

When choose Active Power (PowerP) as judgment of anti-tamper, if the relative difference between PowerP1 and PowerP2 larger than IChk, then larger power will be selected automatically to measure power and energy, and set TAMP to 1 at the meantime.

6.4.25. Tampering detecting threshold value |P| or IRMS setting(IPTAMP)

Tamper Current/Power Register			Address: 63H					
	Bit15	14	13	12...3	2	1	Bit0	
Read:	IPTAMP15		IPTAMP14	IPTAMP13	IPTAMP12...IPTAMP3	IPTAMP2	IPTAMP1	IPTAMPO
Write:	X							
Reset:	0	0	0	0	0	0	0	0

Note: The register default value is 0x0020. The format is the same as current RMS register or power register; IPTAMP[15:0] is the high 16 bits current rms register or power register.

Note: The highest bit15 of IPtamp is 0 and can be written ineffectively. The maximum written value is 0x7FFF.

After enable auto anti-tampering scheme:

When choose RMS as judgment of anti-tamper, if the rms current value of channel 1 and 2 is both lower than IPTAMP, constantly select channel 1 as effective input, bit TAMP, I2PPXGTIIP and CHNSEL all are 0.

When choose Active Power (PowerP) as judgment of anti-tamper, if the value of PowerP1 and PowerP2 is both lower than IPTAMP, constantly select channel 1 as effective input, bit TAMP, I2PPXGTIIP and CHNSEL all are 0.

6.4.26. Small signal active Power calibration of channel1(P1OFFSET)

Power offset 1 (P1OFFSET)	Address: 65H
---------------------------	---------------------

	Bit7	6	5	4	3	2	1	Bit0
Read:	P1OFF7	P1OFF6	P1OFF5	P1OFF4	P1OFF3	P1OFF2	P1OFF1	P1OFF0
Write:								
Reset:	0	0	0	0	0	0	0	0

Note: The register adopts binary complement format.

Aligned P1OFFSET with low 8 bits of 24-bit register PowerP1 .

6.4.27. Small signal active Power calibration of channel2(P2OFFSET)

Power offset 2 (P2OFFSET)			Address: 66H					
	Bit7	6	5	4	3	2	1	Bit0
Read:	P2OFF7	P2OFF6	P2OFF5	P2OFF4	P2OFF3	P2OFF2	P2OFF1	P2OFF0
Write:								
Reset:	0	0	0	0	0	0	0	0

Note: The register adopts binary complement format.

Aligned P2OFFSET with low 8 bits of 24-bit register PowerP2 .

PS:P-offset calibration method, please see the step4 of "the process of calibrating recommendation"

6.4.28. Small signal reactive Power calibration of channel1(Q1OFFSET)

Reactive Power offset (Q1OFFSET)			Address: 67H					
	Bit7	6	5	4	3	2	1	Bit0
Read:	Q1OFF7	Q1OFF6	Q1OFF5	Q1OFF4	Q1OFF3	Q1OFF2	Q1OFF1	Q1OFF0
Write:								
Reset:	0	0	0	0	0	0	0	0

Note: The register adopts binary complement format.

Aligned Q1OFFSET with low 8 bits of 24-bit register PowerQ1 .

6.4.29. Small signal reactive Power calibration of channel2(Q2OFFSET)

Reactive Poweroffset (Q2OFFSET)			Address: 68H					
	Bit7	6	5	4	3	2	1	Bit0
Read:	Q2OFF7	Q2OFF6	Q2OFF5	Q2OFF4	Q2OFF3	Q2OFF2	Q2OFF1	Q2OFF0
Write:								

Reset:	0	0	0	0	0	0	0	0
---------------	---	---	---	---	---	---	---	---

Note: The register adopts binary complement format.

Aligned Q2OFFSET with low 8 bits of 24-bit register PowerQ2

PS : It is the same as small signal active power calibration.

6.4.30. RMS value offset calibration register of current channel1(I1RMSOFFSET)

(I1RMSOFFSET)			Address: 69H					
	Bit7	6	5	4	3	2	1	Bit0
Read:	I1RMSOFF	I1RMSOFF	I1RMSOFF	I1RMSOFF	I1RMSOFF	I1RMSOFF	I1RMSOFF	I1RMSOFF
Write:	SET7	SET6	SET5	SET4	SET3	SET2	SET1	SET0
Reset:	0	0	0	0	0	0	0	0

Note : The register adopts binary unsigned form.

The formula is:

If the input is 0 , averages after reading I1RMS several times, and then calculates according to the below formula

$$I1RMSOFFSET = (I1RMS^2) / (2^{15})$$

6.4.31. RMS value offset calibration register of current channel1(I1RMSOFFSET)

I2RMSOFFSET			Address: 6AH					
	Bit7	6	5	4	3	2	1	Bit0
Read:	I2RMS	I2RMS	I2RMS	I2RMS	I2RMS	I2RMS	I2RMS	I2RMS
Write:	OFFSET7	OFFSET6	OFFSET5	OFFSET4	OFFSET3	OFFSET2	OFFSET1	OFFSET0
Reset:	0	0	0	0	0	0	0	0

Note : The register adopts binary unsigned form.

The formula is:

If the input is 0 , averages after reading I2RMS several times, and then calculates according to the below formula

$$I2RMSOFFSET = (I2RMS^2) / (2^{15})$$

6.4.32. Zero-Crossing current threshold value setting-up register(ZCrossCurrent)

ZCrossCurrent			Address: 6CH					
	Bit15	14	13	12 ... 3		2	1	Bit0
Read:	ZC15	ZC154	ZC13	ZC12...ZC3		ZC2	ZC1	ZC0
Write:	0	0	0	0		0	0	0
Reset:	0	0	0	0		0	0	0

Note: The RMS value of current is compared with ZCrossCurrent. ZCrossCurrent is corresponding to the low

16 bit of IRMS [15:0].

If The RMS value of current is less than the Zero-Crossing current threshold value setting-up register which is set by the user ,then it dose not output zero-crossing current signal ,the internal always outputs 0. At the same time the angle register of the corresponding channel is outputting 0 and not calculating angle.

6.4.33. PQ mode's phase calibration register(GPhs1)

Phase Calibration 1 Register (GPhs1)			Address: 6DH				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	GPS1_15	GPS1_14	GPS1_13	GPS1_12...GPS1_3	GPS1_2	GPS1_1	GPS1_0
Write:							
Reset:	0	0	0	0	0	0	0

Note:

Computational formula of PQ mode ' s phase calibration is as below

When the input signal is in high-impedance status ,the user corrects the output error near 0 through PGain register.

Adjust the input signal to 0.5L ,now the observable error is Err%

If Err is negative: Gphs1 =-Err * 32768/1.732

If Err is positive:Gphs1 = 65536 - Err * 32768/1.732

6.4.34. PQ mode's phase calibration register(GPhs2)

Phase Calibration 2 Register (GPhs2)			Address: 6EH				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	GPS2_15	GPS2_14	GPS2_13	GPS2_12...GPS2_3	GPS2_2	GPS2_1	GPS2_0
Write:							
Reset:	0	0	0	0	0	0	0

The formula is the same as the Gphs1.

6.4.35. Fast pulse counter

Active Energy Counter Register (PFCNT)	Address: 6FH

	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	PFC15	PFC14	PFC13	PFC12...PFC3	PFC2	PFC1	PFC0
Write:							
Reset:	0	0	0	0	0	0	0

Reactive Energy Counter Register (QFCNT)			Address: 70H				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	QFC15	QFC14	QFC13	QFC12...QFC3	QFC2	QFC1	QFC0
Write:							
Reset:	0	0	0	0	0	0	0

Apparent Energy Counter Register (SFCNT)			Address: 71H				
	Bit15	14	13	12 ... 3	2	1	Bit0
Read:	SFC15	SFC14	SFC13	SFC12...SFC3	SFC2	SFC1	SFC0
Write:							
Reset:	0	0	0	0	0	0	0

Note:

In order to prevent losing energy when power is down, MCU reads register FCnt/QFCnt/SFCnt's values back and saves them when power is down, then rewrites these values in register PFCnt/QFCnt/SFCnt when power is up next time

When the value of fast pulse counter register PFCnt/QFCnt/SFCnt is greater than /equal to HFconst, the related PF/QF/SF will overflow a pulse and the value of energy register 0x0DH~0x0FH will accordingly add 1.

6.4.36. The process of recommending calibration

1. HFConst configure(The same lot meters have the same HFCONST)

Regulate the error precision of the sample meter within 15% through register HFConst. There are two ways for calculating.

Program 1:

The default value of register HFCONST is 0x0040.

Observe the initial error Err% and then adjust the error to be within 10% with the following formula :

$$\text{HFCONST} = 0x0040 * (1 + \text{Err}\%)$$

For example:

EC is set as 3200, the power factor is 1, the default value of register HFCONST is 0x0040 and the error shown on the standard meter is 52.8%.

According to calculating formula: HFCONST = 0x0040 * (1 + Err%)

$$\text{HFCONST} = 0x0040 * (1 + 52.8\%) = 0x0061$$

Using MCU ,writes 0x0061 into HFCONST (61H) of ATT7053 through SPI:

Format: SPI_Write (register address, written data)

Actual: SPI_Write (0x61, 0x0061),

Then the error shown on the standard meter should be within 10% after writing.

Program 2:

When femu=1MHz,

$$\text{HFConst} = 6.24 * \text{Vu} * \text{Vi} * 10^{10} / (\text{EC} * \text{Un} * \text{Ib}),$$

Vu: voltage of voltage channel (pin voltage × PGA gain) under rated voltage inputting

Vi: voltage of current channel (pin voltage × PGA gain) under rated current inputting

Un: rated input voltage

Ib: rated input current

EC: meter constant

If femu is set as other values, then HFConst's value alters proportionally.

For example:

EC is set as 3200, the power factor is 1,

Un=220V, Ib=5A, Vu=0.22V, Vi=1.75mV, Igain=16, Vi*16 = 28mV

According to the formula :HFConst=6.24*Vu*Vi*10^10/(EC*Un*Ib),we can get

$$\text{HFConst} = 6.24 * 0.22 * 0.028 * 10^{10} / (3200 * 220 * 5) = 0x006D$$

Using MCU, writes 0x006D into HFCONST (61H) of ATT7053 through SPI:

Format: SPI_Write (register address, write data)

Actual: SPI_Write (0x61, 0x006D),

Then the error shown on the standard meter should be within 10% after writing.

2.Active, reactive and apparent gain calibration of channel1

Only calculates in terms of active power, when the rated input and power factor is 1

Generally, the active power gain \reactive power gain and apparent power gain are be written to the same value.

Known:

The displayed error on standard meter is err%

Calculation formula:

$$Pgain = \frac{-err}{1 + err}$$

If Pgain>=0, then GP1= INT [Pgain*215]

Or else,Pgain<0, then GP1=INT [216+Pgain*215]

For example:

EC is set as 3200, the power factor is 1, the displayed error on the meter is -2.18% after HFCONST calibration of step1.

According to the formula: Pgain = -(-2.18%) / (1-2.18%) = 0.022

Due to Pgain >=0,then GP1 = 0.022*2^15 = 0x02DA

Using MCU, writes 0x02DA into register GP1(50H), GQ1(51H), GS1(52H) of ATT7053 BU through SPI:

Format: SPI_Write (register address, written data)

Actual: SPI_Write(0x50, 0x02DA) ;GP1

SPI_Write(0x51, 0x02DA) ;GQ1

SPI_Write(0x52, 0x02DA) ;GS1

Then the display error of the standard meter should be near 0%.

3. Phase calibration of channel 1

Process phase compensation after gain is calibrated (STEP 2). Calibrating when power factor is 0.5L.

Known:

The displayed error on standard meter at 0.5L is err

Processing Phase calibration of register Gphs1(6DH) which is using PQ mode.

According to the compensation formula :

$$\theta = \frac{-err}{1.732} = -0.00323$$

Due to $\theta < 0$, Gphs1 = $2^{16} + (-0.00323)*2^{15} = 0xFF96$

Using MCU, writes 0x02DA into register Gphs1(6DH) of ATT7053 BU through SPI:

Format: SPI_Write (register address, written data)

Actual: SPI_Write(0x6D, 0xff96)

Then the displayed error of the standard meter should be near 0 .

4. Poffset calibration (small signal active power calibration)

After step 1,2,3 , when Ib=100% ,the meter error is calibrated near to 0.Observing and getting the meter error Err% at the point x%Ib (5%,2%).of the small-signal.

Point x%Ib reads the active power value Preal which outputs from the standard meter under impendence status

Applying formula Poffset = (Preal*EC*HFCONST*2^23*(-Err%)) / (5.63*10^10) to calculate.

For example:

Un=220V, Ib=5A, EC=3200, HFCONST=0x61, Err%=0.5%, Preal=55.2,

The error calibration of meter is near 0 when Ib=100%, getting the meter error is 0.5% at point 5% of small signal. The displayed ouput power (Preal) on standard meter is 55.2 at point 5% of small signal.

According to formula: Poffset = (Preal*EC*HFCONST*2^23*(-Err%)) / (5.63*10^10)

We can get Poffset = (Preal*EC*HFCONST*2^23*(-Err%)) / (5.63*10^10)

$$= (55.2*3200*97*2^23*(-0.5%)) / (5.63*10^10)$$

$$= -11 < 0$$

(Note: If femu=2Mhz,the above calculation formula result should divide 2.

If femu=500Khz,the above calculation formula result should multiply 2.)

Due to Poffset<0,so the value being written to register P1offset is $2^8 + Poffset = 245$

Taking the integer 245(0XF5)

Using MCU, writes 0XF5 into register P1offset(65H)of ATT7053 BU through SPI:

Format: SPI_Write (register address, written data)

Actual: SPI_Write (0x65, 0XF5),

Then the error of the standard meter should be near 0 at point 5%.

5. Current channel 2 gain calibration (requiring on anti-tampering)

On anti-tampering , it needs to compare the two channels' current rms value, so if the current inputting are the same, then the register's value RMS of current channel 1 and 2 should be the same.

Calibrating the register I2GAIN through the gain of current channel 2 , in the situation that they are same to be input current , the two registers' value can be kept consistent.

Assuming they are same to be input the rated current, the RMS register of current channel1 displays I1rms, the RMS register of current channel2 displays I2rms,then

Gain=I1rms/I2rms - 1

If Gain \geq 0, then I2Gain=Gain*2^15

If Gain<0, then I2Gain=Gain*2^15+2^16

For example:

Reading RMS register RMS_I1(06H)and RMS register RMS_I2(07H) of their each current channel, when the two channels are both input current signal.

RMS_I1 : 0x03BA55

RMS_I2 : 0x025A76

According to formula: Gain=I1rms/I2rms - 1 = 0x03BA55/0x025A76 - 1 = 244309/154230 - 1 = 0.584

Due to Gain>0, I2Gain = 0.584*2^15 = 0x4AC2

Using MCU, writes 0X4AC2 into register I2Gain (5BH)of ATT7053 BU through SPI:

Format: SPI_Write (register address, written data)

Actual: SPI_Write (0x5B, 0x4AC2),

Reading the current RMS I1rms and I2rms after being written, they are should be very close.

6. The channel 2 gain and phase calibration

The channel 2 gain and phase calibration are the same as the channel 1's.

7,IRMS gain\URMS gain and two channels' power gain transfer factor calibration

These parameters do not have the related register, they are can be get through calculating that is required by user.


For example:

In the case of current channel's RMS, current channel1 standard meter outputs 5A current RMS value, then gets the value 0X03BA55 from RMS register RMS_I1(06H) of current channel1.If the customer want to be shown on the LCD data is 5A,then they needs to calculate the below transfer factor between the two value by themselves: K=5/0X03BA55=2.046*10^(-5)

Here K is the conversion factor and the LCD can correctly display the current value through RMS_I1*K

The detailed please read the chapter "RMS outputting" and "power parameter outputting".

7. Application Schematic



8. Package Diagrams

SSOP24:

Dimensions shown in inches and (mm)

